FPGA Image Decompression
From compressed image data to a reconstructed VGA image, all in hardware.
A hardware image-decompression pipeline that receives compressed data over UART, stores it in SRAM, processes it on the FPGA, and reconstructs the result through VGA output.